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I. INTRODUCTION
Single-phase inverters are widely used as grid side converters that convert the power from the dc-bus and properly inject this power to the grid, with which the injected current has to be synchronized. In addition, the integration of renewable energy sources into the power grid has to follow modern grid codes [1] - [3] , which requires an injection of high quality power in the normal operation mode. That is, the grid-tied inverter should be able to inject synhcronized grid currents of high power quality. Furthermore, the fault ride through capability by the grid side converter is becoming necessary, even in small single-phase systems, as it is observed in recent work in Japan [4] and the Italian technical rules issued in 2012 [5] . Therefore, the grid-connected converter should achieve an accurate and fast response to inject synchronized grid currents of high power quality and also provide voltage and frequency support immediately when a grid fault occurs.
Consequently, the grid synchronization method for singlephase inverters should be enhanced to meet these stringent but essential requirements. In the literature, a large number of single-phase grid synchronization techniques have been proposed. Discrete Fourier transform [6] , zero-crossing detection [7] , Kalman filtering [8] , least-squares estimation algorithm [9] , artificial neural network [10] , adaptive notch filter [11] , complex-vector filter [12] , and phase-locked loop (PLL) [13] - [25] are some of them. Among these reported grid synchronization approaches, PLLs have become the most widely used solutions.
The power-based PLL (pPLL) [13] , enhanced PLL (EPLL) [14] , and the orthogonal signal generator (OSG) based PLL (OSG-PLL) which can be implemented by combining pPLL and different OSGs [15] - [18] , are among the most popular single-phase PLLs. A low-pass filter is needed to reject the twice grid frequency oscillations in pPLL, thus leading to a slow dynamic response. Compared with pPLL, EPLL provides a faster response because it exhibits no twice grid frequency fluctuations in the steady state, and therefore can get rid of the low-pass filter. Similarly, there is no need to insert a low-pass filter in OSG-PLLs because of the involved OSG. However, the presence of low-order harmonics introduces ripples into the estimated parameters of both EPLL and OSG-PLLs. According to [19] , the standard PLL is a type-2 control system because of the use of the proportional-integral (PI) controller as loop filter. With lower bandwidth design, an enhanced harmonic rejection capability can be achieved, but at the expense of a slower response speed.
Recently, some advanced PLLs with pre/in-loop filtering stage have been reported for distorted grid voltages. With the notch filter, moving average filter (MAF), delayed signal cancellation (DSC) block or multi-harmonic decoupling cell (MHDC), the harmonic rejection performance of resulting PLLs can be significantly improved [20] - [23] . However, the pre/in-loop filter has great influence on both the response speed and system stability. It has been pointed out in [24] that the open-loop bandwidth of PLL must be sufficiently lower than the minimum frequency of disturbances rejected by the filtering stage to avoid possible interactions between the filtering stage and the PLL loop. As a result, the settling time generally cannot be less than two fundamental grid cycles when considering distorted conditions. Such a long settling time may not be acceptable in some applications, such as grid-connected distributed generation systems and fault ride through. Another drawback of the PLL technique is that the phase angle and frequency are estimated within a single loop which causes large frequency transient during phase jumps [25] . The effect of this undesired frequency swing is also reflected back on the phase estimation and, hence, causes delay in the process of grid synchronization [25] .
The literature survey shows that traditional PLLs require proper tuning for tracking the grid voltage dynamics and for rejecting the negative effects caused by grid disturbances and harmonics. A low bandwidth has to be chosen for the purpose of harmonic rejection at the expense of a slower dynamic response. Moreover, there are interdependent loops and, therefore, each loop influences others at the same time. Consequently, the tuning of the controller parameters is more sensitive, thus reducing the stability margins.
In light of the above issues, this paper presents a novel single-phase grid synchronization algorithm which can achieve fast and accurate synchronization performance under several grid voltage disturbances and also when the measured grid voltage contains odd harmonics and dc offset. Different from previous PLLs, the proposed method is to estimate the frequency and phase angle of the grid voltage in an open-loop manner so that fast dynamic response and enhanced system stability can be achieved. It firstly estimates the frequency of the grid voltage instead of the phase angle in this work. Then, the phase angle is calculated based on the estimated frequency. Similar to existing PLLs for distorted grid voltages, the harmonic rejection capability is achieved by using a prefiltering stage consisting of a second-order low-pass filter and a cascaded delayed signal cancellation (CDSC) module in this study. In addition, a transient process smoothing (TPS) unit is designed to achieve smooth frequency transients in cases where the grid voltage experiences fast and large changes. As an open-loop setup, the proposed grid synchronization approach can significantly improve the dynamic response, avoid system instability issues, and reduce the design complexity compared with conventional closed-loop PLLs.
II. PROPOSED FREQUENCY ESTIMATION ALGORITHM UNDER IDEAL GRID CONDITION
In this section, the basic concept of the proposed frequency estimation method is firstly introduced under ideal grid condition, and, then, its design considerations are briefly given. Finally, the developed frequency estimation method is compared with a widely used frequency locked loop (FLL).
A. Basic Concept of the Proposed Frequency Estimation Method Under Ideal Grid Condition
In an ideal single-phase grid condition (pure sinusoidal voltages), the frequency of the grid voltage can be estimated fast and accurately in an open-loop way.
To illustrate the principle of the proposed frequency estimation method, the single-phase grid voltage v α (t) is assumed to be v α (t) = V p sin(ω 1 t)
where V p and ω 1 represent the amplitude and the angular frequency, respectively, of the grid voltage. Firstly, two fictitious signals v a1 (t) and v a2 (t) are derived from the sampled grid voltage signal
where T 1 is a constant delay time. For digital implementation of (2) , v a1 (t) and v a2 (t) are obtained by delaying the sampled grid voltage signal v α (t) with a fixed time T 1 and 2T 1 , respectively. In order to implement the frequency measurement,
and v a2 (t) as
Obviously, the resulting signal M 1 does not contain any oscillating components, and is a pure dc term which is a function of the amplitude and frequency of the measured grid voltage. In addition, it is worth mentioning that (3) is obtained by rigorous mathematical deduction without any approximation so that the accuracy of M 1 is independent of the sampling frequency.
Technically speaking, the grid frequency can be easily achieved from (3) if the voltage amplitude V p has been obtained. However, it is not easy to estimate the voltage amplitude fast and accurately in practice. As a consequence, we try to implement the required frequency measurement while avoiding the voltage amplitude estimation. To achieve this goal, another intermediate signal M 2 is obtained by replacing T 1 in (2) and (3) with another constant variable
It follows from (3) and (4) that the voltage amplitudes in M 1 and M 2 can be cancelled out as As a result, the obtained signal m is independent of the voltage amplitude, and is a function of only the grid frequency f . It means that the grid frequency can be directly solved from (5) . Considering the common trigonometric function sin(2ω 1 T 1 ) = 2 sin(ω 1 T 1 ) cos(ω 1 T 1 ), the delayed time constant T 2 is set to 2T 1 so that the angular frequency ω 1 and the corresponding grid frequency f can be expressed as
As analyzed above, there are different time delays during the generation processes of M 1 and M 2 , which are associated with the magnitude of the input grid voltage as shown in (3) and (4). Consequently, when the input grid voltage experiences magnitude variations, M 2 /M 1 may have large transients because M 1 settles to the new steady-state value before M 2 . To deal with this issue, M 1 = M 1 (t − T 2 + T 1 ) is used instead of M 1 for calculating the grid frequency. Note that this modification has no impact on the steady-state frequency estimation. Finally, the overall structure of the developed frequency estimation algorithm can be derived as shown in Fig. 1 .
B. Design Considerations of the Proposed Frequency Estimation Method
It is clear from the above-mentioned analysis that two parameters T 1 and T 2 should be selected during the design of the proposed frequency estimation method. Considering the possible high-frequency random noise v x (t) in the sampled grid voltage signal as
The physical quantities with superscript ∼ in this paper indicate the existence of random noise. In (7) 
where V xmax is the possible maximal noise level. The ratio k 1 of the noise v n1 (t) to the dc term V 2 p sin 2 (ω 1 T 1 ) is defined as
Similarly, the ratio k 2 of the noise v n2 (t) to the dc term V 2 p sin 2 (ω 1 T 2 ) in the generated signal M 2 can be derived as
Note that, with the decrease of T 1 and T 2 , k 1 and k 2 increase significantly, which means weak noise rejection capability. In this study, T 1 and T 2 are set to be above 2 ms for noise rejection consideration. On the other hand, the response time of the proposed frequency estimation method is 2T 2 (T 2 = T 1 ). Therefore, small T 2 is preferred from the viewpoint of dynamic response. In this paper, T 1 and T 2 are set to 2 ms and 4 ms, respectively, for simply verifying the feasibility of the proposed frequency estimation algorithm. 
C. Comparison between the Proposed Frequency Estimation
Method and SOGI-FLL As well known, PLLs synchronize with the phase of the input signal, and hence, the accuracy and dynamic response of its estimation under transient conditions are highly influenced by phase angle jumps. On the contrary, FLL estimates the frequency instead of the phase angle of the input signal, which does not experience such sudden changes. As a consequence, the FLL instead of the conventional PLL has been used in some advanced synchronization structures. Here, the SOGI-FLL discussed in [26] is used as a benchmark.
Unlike the proposed frequency estimation method which is an open-loop algorithm, the SOGI-FLL in [26] is a closedloop feedback system, which requires elaborated tuning for achieving satisfactory dynamic and steady-state performance.
The key parameters of the simulated SOGI-FLL are obtained from [26] . Fig. 2 shows the comparison results between the proposed frequency estimation method and the SOGI-FLL. The outstanding advantage of the developed method over the SOGI-FLL is its superior dynamic performance. In the case of 1 Hz frequency jump, the proposed frequency estimation method can provide very fast and smooth frequency estimation. As for 10 degrees phase jump, a large frequency transient is observed. It is because two different delay coefficients (T 2 = 2T 1 ) are used for producing signals M 1 and M 2 in the presented frequency estimation method. To best use the fast characteristic of the introduced frequency estimation method while not suffering from large frequency transients during phase angle jumps, an assisting strategy designed for obtaining smooth frequency transients is presented in Section IV. Moreover, since the discussed frequency estimation approach has no filtering capability, a proper pre-filtering solution for enhanced harmonic rejection should be considered when applying it to distorted grid condition.
III. EXTENSION OF THE PROPOSED FREQUENCY ESTIMATION METHOD TO DISTORTED GRID CONDITION
The direct application of the frequency estimation algorithm, introduced in the previous section, may suffer from errors in the estimated frequency, when considering distorted grid condition. The main sources of error are the dc offset and some dominant low-order odd harmonics in the sampled single-phase grid voltage. Before introducing the selected filtering solution, the impact of the dc offset and harmonics on the developed frequency estimation algorithm is analyzed first.
where V n is the amplitude of the n th harmonic and V dc represents the dc offset. As shown in (11) , the n th harmonic not only causes a dc error V 2 n sin 2 (nω 1 T 1 ), but also gives rise to oscillations O n (t). In addition, the involved dc offset is responsible for the line-frequency oscillations O dc (t) which are difficult to be removed. Similarly, the other intermediate signal M 2 also suffers from such dc error and oscillations. As a consequence, the proposed frequency estimation approach introduces dc errors and oscillations in the estimated frequency when considering distorted grid voltages.
The aforementioned oscillating components can be significantly rejected by using a low-pass filter with a very low cut-off frequency at the expense of dynamic speed. However, it is impossible to cancel out the induced dc errors with any filtering solutions within/after the frequency estimation block. Therefore, a pre-filtering stage must be used for removing the dc offset and harmonics from the measured grid voltage before sending it to the frequency estimation unit.
A. Pre-filtering Stage
This subsection is to introduce a simple yet effective prefiltering solution for removing the possible dc offset and loworder odd harmonics in the sampled grid voltage. Similar to [27] , a general situation where the measured grid voltage contains dc offset and odd harmonics is considered in this paper. Fig. 1 ( ) v t Given that the widely used second-order low-pass filter is of strong rejection capability for high-frequency components, a low-pass filter H(s) with center frequency tuned at the nominal angular frequency ω 0 (314 rad/s in this paper) is first implemented for significantly attenuating high-order harmonics as well as high-frequency noises, as shown below:
where µ defines the gain factor, and is set to 242.5 for achieving the fastest transient response according to [28] . Substituting s = jnω 0 into (12), the magnitude and phase expressions of H(s) are
, n = 0, 1, 3, 5, 7, 9 · · · · · · (13)
The magnitudes of H(s) at several harmonic frequencies of interest are listed in Table I . It is obvious that the finetuned low-pass filter H(s) can let pass the fundamental voltage component while significantly attenuating high-order odd harmonics. However, the dc offset and low-order odd harmonics still remain in the output of H(s). According to [29] , the DSC technique can be employed for eliminating the specific-order harmonic. Consequently, a cascaded DSC (CDSC) module CDS 3 is designed to deal with the negative influence of the remaining dc offset and low-order odd harmonics (3 rd , 5 th , 7 th and 9 th ) on the estimated frequency. For the purpose of illustration, the input v α (t) to the CDS 3 module is assumed to be v α (t) = V 1 sin(ω 1 t) + V 3 sin(3ω 1 t) + V 5 sin(5ω 1 t)
The first DSC operator DS 1 with a delay of 1 6 of the fundamental period T f = 2π ω1 is used to remove both the 3 rd and 9 th harmonics, and its output is derived as
The second DSC operator DS 2 with a delay of 1 10 of the fundamental period is adopted to eliminate the 5 th harmonic. The output of DS 2 is expressed as
Then, both the 7 th harmonic and dc offset are removed by the third DSC operator DS 3 with a delay of 1 7 of the fundamental period as
The total time delay introduced by the CDS 3 module is 0.41T f , i.e., 8.2 ms for a 50 Hz power grid. Thus, the dc offset and the most significant low-order odd harmonics can be significantly rejected when the sampled grid voltage passes through the low-pass filter H(s) and the CDSC module CDS 3 . As a matter of fact, the real power grid may experience frequency variations, but most cases involve only small frequency variations, such as the ones less than 0.2 Hz in China. Given that the designed CDS 3 based on constant fundamental frequency can still strongly reject the distortions of interest under slightly varying frequency conditions, the fundamental period T f is assumed to be 50 Hz and remains constant in this paper. In cases where the grid frequency undergoes large deviations, T f should be adjusted online according to the estimated frequency by the frequency estimation stage.
B. Phase Angle Estimation
Since the phase angle of the grid voltage is essential for the real-time control of grid-connected converters, the established frequency estimation unit should be equipped with a phase angle estimation unit as seen in Fig. 3 . The estimated angular frequencyω 1 = 2πf is sent to the OSG module for generating an orthogonal signal v β (t) with respect to v α (t) with the OSG technique in [30] as
Subsequently, the phase angle
. Because the pre-filtering stage introduces extra phase delay on the fundamental voltage component, θ 1 is not locked to the actual phase angleθ of the fundamental grid voltage. Hence, the difference θ 2 between θ 1 andθ must be compensated. Under the frequency locked condition, θ 2 can be calculated based on (13) and (17) as
where δ 1 is the phase delay arising from the employed lowpass filter H(s) in (13) and ϕ is induced by the module CDS 3 in (17) . Therefore, the actual phase angle of the grid voltage can be achieved asθ
Although the use of the voltage magnitude is avoided during the frequency measurement process in this work, the magnitude of the grid voltage can be obtained if necessary and is given bŷ
whereV p represents the estimated magnitude of the grid voltage. IV. TRANSIENT PROCESS SMOOTHING (TPS) Fig. 4 depicts the simulation results of the proposed frequency estimation method under different grid disturbances. Note that, the proposed frequency estimation method used in the following sections represents the one which is equipped with the designed pre-filtering stage as shown in Fig. 3 . As shown in Fig. 4 , the presented frequency estimation algorithm has nearly the same settling times in spite of different types of grid disturbances. This is because the settling times of the prefiltering stage and the frequency estimation stage are constant and independent of grid disturbances. Compared with the 0.5 Hz frequency jump, both the 10 degrees phase jump and 10% voltage drop cause larger frequency transients. As a matter of fact, the voltage is more likely to vary than the frequency in a real power grid. Furthermore, the allowable variation range of the grid frequency is generally small in normal operation mode such as 0.2 Hz in China, while the grid voltage may suffer from the large and dramatic increase or decrease. Consequently, voltage variations are more challenging for the developed frequency estimation approach than frequency deviations. To deal with this issue, a transient process smoothing (TPS) unit is designed to achieve smooth frequency transients in cases of fast and large voltage changes in this section, which is illustrated below and in Fig. 5 .
Step 1: Calculate the absolute error between the currently estimated frequency f and the previous steady-state frequency f s , |f − f s |.
Step 2: When |f −f s | > 0.1 Hz, T t starts to increase. When T t < T th (T th = 5 ms), the previous steady-state frequency is used as the output grid frequency f g at present.
Step 3: If |f − f s | > 0.5 Hz is met before T t increases to T th , then let the output frequency f g be equal to the previous steady-state frequency until a new steady state arrives; otherwise f g is equal to f when T t > T th .
Step 4: After the the frequency estimation unit settles to a new steady state, f is delivered to f g and T t is reset to zero. Meanwhile, the steady-state frequency f s is updated according to f .
The simulation results of the proposed frequency estimation method without and with the TPS unit are shown in Fig.  6 . It is clear that the frequency estimation with TPS has negligible frequency transients in response to either 10 degrees phase jump or 10% voltage drop. Moreover, the TPS unit only affects the transient processes, while not impacting the steady-state performance. In the case of 0.5 Hz frequency jump, the estimated frequency with TPS always overlaps with that without TPS. This is because the small frequency variation cannot induce fast and large changes of the estimated frequency so that the TPS unit cannot be activated. Similarly, the estimated frequency of the proposed method in response to small and slow voltage variations also undergoes slow changes so that the TPS would not take its role as in the case of 0.5 Hz frequency jump. It matches well with the design purpose that the TPS unit is mainly adopted for cases with relatively fast and large voltage variations, which cause large frequency overshoots or undershoots in both the proposed grid synchronization approach and conventional PLLs. Finally, the grid synchronization approach can be further improved with the designed TPS unit as shown in Fig. 7 .
V. SIMULATION RESULTS
The performance of the proposed single-phase grid synchronization approach is firstly verified through simulation results. For the purpose of comparison, the advanced PLLs, CDSC-EPLL [22] and MHDC-PLL [23] , are tested as well. These three methods are tested under distorted voltages and under other grid disturbances such as phase jump, voltage sag and frequency variation. The MAF-PLL, which can be also used for the accurate grid synchronization under distorted grid voltages, is equivalent to CDSC-PLL under certain conditions [29] , and,therefore, is omitted here. The open-loop grid fundamental and harmonic component decomposition method in [31] can be used for single-phase grid synchronization as well. However, to make it applicable in frequency varying cases, a PLL must be used instead of the open-loop magnitude and phase estimation unit for online adjusting the delay factors of the involved CDSC blocks [31] . With such a modification, the resulting method becomes a closed-loop system, and is similar to the previous CDSC based PLLs from the view point of concept. Hence, this paper did not compare this method with the proposed one for brevity.
A. Frequency Variation
The performance of the proposed method for a frequency step change of 0.5 Hz is compared with those of CDSC-EPLL and MHDC-PLL in Fig. 8 . It can be observed that the proposed method shows a faster dynamic response than the CDSC-EPLL and MHDC-PLL in terms of both the frequency and phase angle estimations. It should be noted that the MHDC-PLL presents some oscillations on both the estimated frequency and phase angle due to the imperfect response of the discrete implementation of the quarter-cycle delay block [23] . B. Voltage Sag Fig. 9 illustrates the performance of the developed method, CDSC-EPLL and MHDC-PLL under the grid voltage sag of 0.3 p.u. In terms of the estimated frequency, the proposed method shows relatively short and negligible transient, while 0.48 Hz and 2 Hz overshoots are present in CDSC-EPLL and MHDC-PLL, respectively. Besides, CDSC-EPLL and MHDC-PLL take more than two cycles to settle to a new steady state. Although the proposed approach presents a larger phase undershoot (4.8 degrees) than CDSC-EPLL and MHDC-PLL, its phase error decreases below those of CDSC-EPLL and MHDC-PLL rapidly and reduces to zero within 25 ms. It should be mentioned that the estimated phase angle of the proposed method takes a little more than one cycle to settle to a new operating condition due to the time delay of the pre-filtering stage, although the accurate frequency can be obtained with nearly no delay. Fig. 10 demonstrates the performance of these three synchronization methods in response to a phase angle jump of 40 degrees. It can be noted that CDSC-EPLL and MHDC-PLL take much longer time than the proposed method to settle to a new operating state. The frequency overshoot and phase angle undershoot are measured as 8 Hz and 15.7 degrees, and 9 Hz and 7.6 degrees with CDSC-EPLL and MHDC-PLL, respectively. In comparison, the estimated frequency shows no obvious variations, as well as the phase error exhibits relatively small undershoot and becomes zero within 22 ms, in the proposed approach. 
C. Phase Angle Jump

D. Distorted Grid Voltages
Finally, the low-order harmonics (3% 3 rd , 2% 5 th , 2% 7 th ) and dc offset (2%) are added to the voltage signal for evaluating the performance of the developed method, CDSC-EPLL and MHDC-PLL under distorted conditions in Fig. 11 . It is clear that both the proposed technique and CDSC-EPLL can provide accurate frequency and phase angle estimations even after the low-order harmonics and dc offset are added. However, obvious low-frequency oscillations can be seen on the estimated frequency and phase angle of MHDC-PLL. It is because the design of MHDC-PLL in [23] does not consider the existence of dc offset in the measured grid voltage signal.
VI. EXPERIMENTAL RESULTS
Experiments of the proposed single-phase grid synchronization method using a DSP chip (TMS30F28335) based platform are performed to validate the former analysis. The artificially produced grid voltage by using a programmable signal generator is detected by an A/D sensing board. Then, the sampled grid voltage is sent to the DSP chip, where the proposed approach is implemented with C code, for frequency and phase angle measurement. For the purpose of better observation, the sampled grid voltage, estimated frequency, and phase angle error are converted to analog signals for display in the oscilloscope by using an external D/A circuit. The initial amplitude of the grid voltage is set as the nominal voltage (1 p.u.) and the frequency as 50 Hz. All the operations are conducted at 10 kHz sampling frequency. Fig. 12 depicts the corresponding synchronization signals estimated by the developed method under several grid conditions: a) a frequency step change of 0.5 Hz, b) 30% voltage sag, c) 40 degrees phase angle jump, and d) distorted grid voltage with low-order harmonics (3% 3 rd , 2% 5 th , 2% 7 th ) and dc offset (2%). As shown in Fig. 12(a) , the frequency can be estimated smoothly and quickly with the proposed method for a small frequency jump condition. In addition, the estimated frequency has negligible transient process in both Fig. 12(b) and Fig. 12(c) , which is due to the developed TPS unit. It is worth noting that the settling time of the developed grid synhcronization method is less than 30 ms in all the experimental cases, while it is seldom to be achieved in previous PLLs that can ensure zero steady-state error under distorted conditions. Considering the distorted grid voltage with significant harmonics and dc offset, the proposed approach can still estimate the required information without steady-state error and ripples as shown in Fig. 12(d) . Therefore, both the harmonic-rejection robustness and fast dynamic response can be achieved by using the proposed synchronization method. It can be also observed that all the experimental results shown in Fig. 12 match well with the simulation results in the last section, which further validate the theoretical analysis mentioned above.
VII. CONCLUSIONS
In this paper, a novel open-loop frequency estimation algorithm is firstly developed for the purpose of fast frequency measurement. With the help of the proposed frequency estimation algorithm, a single-phase grid synchronization method, which can provide enhanced stability, fast dynamic performance, and strong harmonics rejection capability, is then introduced in this paper. In terms of the open-loop structure, the presented grid synchronization approach suffers from no stability issues. The rejection capability for the possible dc offset and harmonics is achieved by using a second-order low-pass filter and a CDSC module in the presented grid synchronization approach. The combination of the secondorder low-pass filter and the DSC technique is beneficial for enhancing the harmonics rejection performance and also simplifying the design of the pre-filtering stage. With the designed pre-filtering stage, accurate grid synchronization performance can be achieved even under distorted conditions. Given that the estimated frequency would experience large transients when the grid voltage undergoes large amplitude and phase angle jumps, TPS is designed for obtaining smooth frequency estimations in cases of relatively fast and large voltage variations. The simulation and experimental results demonstrate that the proposed grid synchronization algorithm can provide faster and more accurate performance than CDSC-PLL and MHDC-PLL, under several grid disturbances (e.g., voltage sag, phase jump) and under distorted grid voltages.
